Abstract. The brained-inspired spiking neural networks (SNNs), which can be applied on visual information processing and speech recognition, is attracting great attention especially when combined with emerging electronic synapse (i.e. memristor). The neuron, transmitting and receiving spiking signals, is a vital component to realize the biological rules of SNNs, such as leaky-integrate-and-fire (LIF), inhibitory period, winner takes all (WTA) and bidirectional transmission. In this work, we propose and implement a novel spiking neuron circuit based on complementarymetal-oxide-semiconductor (CMOS) technology. Experimental results show that the neuron circuit can generate spiking pulses, realize lateral inhibition and change the weight of synapse.
Introduction
With the development of artificial intelligence and machine learning, traditional Von Neumann architecture is reaching its saturation point because of memory wall, power efficiency and scaling limitation in implementations of neuromorphic computing hardware [1] . As the third generation of artificial neural networks (ANNs) [2] , spiking neural networks (SNNs) can be integrated with memristor and have more advantages in power consumption, computing speed and biological coherence [3] . Due to its working mechanism, similar to that of bio-synapse and compatibility with complementary-metal-oxide-semiconductor (CMOS) technology, memristor can realize spike time dependent plasticity (STDP) and other characteristics in hardware-based nervous system.
Just like the neuron body in biological system, the neuron circuit is critical to SNNs. In unsupervised SNNs, the neuron should attain functions such as leaky-integrate-and-fire (LIF), inhibitory period, bidirectional transmission and winner takes all (WTA) [4] , which is also described as lateral inhibition [5] . To date, although many CMOS-based neuron circuits have been published [6, 7] , most of them can only satisfy some of the functions which should be satisfied simultaneously [8] . Some of neuron circuits were simulated [9] or tested [10] with memristors to demonstrate STDP rules in memristive devices, but just used as spiking pulse generators.
In this work, we propose a neuron circuit which can generate series of spiking pulses with tunable shape, amplitude and width to mimic biological spiking signal in the first part. The neuron is designed to have comprehensive functions such as inhibitory period, lateral inhibition and bidirectional transmission. In the second part, we implement the neuron with printed circuit board (PCB) and setup an experimental environment with two proposed neuron circuits and synapse made of Ag/GeSe/TiN memristor. In experiment, spiking generation and bidirectional transmission are firstly tested. Then the function of weight changing is verified. The verification of lateral inhibition, which is important to realize the network level function of WTA, is illustrated separately in the end of this part.
Spiking Neuron Circuit Design

Circuit Scheme
The functional block diagram of proposed spiking neuron circuit is shown in Figure 1 (a) . In top level, the neuron circuit has two critical blocks and a single-pole double-throw switch (SPDT). The integrate-and-fire circuit, realizing function of LIF, can integrate spiking pulses or trigger signals and generate a rising-edge pulse for spiking generator. The spiking generator can generate spiking pulse when a rising-edge signal is transmitted from the integrate-and-fire circuit, realizing the function of spiking generation. While the SPDT is applied for transform the operation mode of the neuron. In general, the neuron circuit has three ports, defined as I/O port, external trigger port and lateral inhibitory port respectively. Initially, the path of SPDT is set to 2nd port to make the integrate-and-fire circuit receive and integrate spiking signals from other neurons. When the it fires, the path of SPDT is shifted to 3rd port that the spiking generator can send spiking signals to others. Based on the neural network [5] , regarded as a single-layer perceptron, as illuminated in Figure 1 (b), we ascertain the rules of the network and design our neuron. In this SNN, pre-neurons receive input signals determined by input pattern. Post-neurons are fully connected to pre-neurons via memristive synapse with conductance of stochastic value, indicated with grayscale squares between horizonal and vertical lines in this network. Because of lateral inhibition, when one of post-neurons generates spiking pulse, other post-neurons will be inhibited and cannot generate spiking signals in a certain period, which is also described as WTA. The amplitude of spiking pulses is set to be lower than the threshold of memristor to ensure the conductance of memristor will not be changed by single pulse [11] . However, when pulses of pre-neurons and post-neurons overlap, the practical voltage on synapses becomes larger than the threshold and conductance of memristor will be changed.
Critical Circuits Design
As shown in Figure 2 , Both spiking generator and integrate-and-fire circuit are implemented with MOSFETs and operational amplifiers (OPAs).
Spiking Generator. Three stages are defined in spiking generator, as presented in Figure 2 (a). In the first stage, a rising-edge pulse is input into a CR differentiator composed of capacitor (C1) and resistor (R1), which can extract the rising edge of this pulse. Inverters made of NMOS and PMOS, such as Q1, Q2, et al., are served as wave shaping circuits. In the second stage, to generate the negative half-part of spiking signal as shown in Figure 1 (b) , we send the output signal of the first stage to an additional inverter (Q5, Q6) and then extract the rising edge, which is also the falling edge of Q3&Q4's output. In the third stage, a spiking-like signal is generated and can be probed in Q10&Q11's output. Resistors (R4, R5) and capacitor (C3) is used to change the amplitude and shape of the spiking pulse. The OPA is served as a voltage follower to improve the output drive capability of the neuron.
Integrate-and-Fire Circuit. As shown in Figure 2 (b) , the integrate-and-fire circuit can be also divided into three stages. The first stage is an OPA used to amplify the current received from pre-neurons via synapse because the conductance is usually low to several uS. After the OPA, in the second stage, a RC integrator (R1, C1) is applied to integrate the current amplified. Then, we use two inverters to shape the wave and the pulse width is dependent on the size of current. The pulse generated is integrated and amplified as the output of the second stage. In the third stage, an external trigger signal is input from the external trigger port and combined with the output of the second stage, to drive the comparator. The comparator is hysteresis and can be controlled to release current by the inhibitory signal from other neurons via lateral inhibitory port. The output of the third stage is a rising-edge pulse with a certain width determined by resistors R7 and R9. 
Experiment and Results
In this work, we implement the neuron with PCB as presented in Figure 3 (a) and setup an experimental environment with two neuron circuits and a memristor.
Experiment Setup
The practical environment of this experiment is shown in Figure 3 (b) . The wafer of Ag/GeSe/TiN memristive devices is put on a probe station and connected with probes and wires. An Agilent DSO-X 6004A oscilloscope is used to sample signals from different ports of the tested circuits. The Tektronix AFG3102, with two channels, is used to generate external trigger signal and inhibitory signal at the same time. 
Experiment Results
In the experiment, the spiking generation function is verified firstly. Then we verify the weight changing function of neuron circuits.
Spiking Generation. In this part, we trigger the pre-neuron circuit by generating a series of pulses with parameters presented in Table 1 . In this neuron circuit, the inhibitory period is preset as 1.5ms and the pre-neuron will not be excitory if external trigger signals repeat with period less than 1.5ms. As shown in Figure 4 (a) and (b), at the moment of the rising edge of external trigger signal, the pre-neuron generates a spiking pulse with a width of 130μs and an amplitude of 1V peak-to-peak which is much lower than the threshold of this memristive device. As we can see in Figure 4 (c), the post-neuron integrates the signal from the pre-neuron via memristor and generates an identical spiking pulse after a period of current integrating in the integrate-and-fire circuit. Hence the practical voltage on memristive synapse is the difference value between signals in I/O ports of pre-neuron and post-neuron as presented in Figure 4 (d) . The practical pulse on synapse is an irregular signal consisting of three parts such as two positive parts with amplitude below 0.5V, and a negative part with amplitude of about 1V because of the overlapping field of the pre-synaptic and post-synaptic pulses. In this condition, the resistance of memristive synapse will be changed because the negative part surpass the threshold of the applied memristor device. Weight Changing. In this part, we connect the top electron of memristive device with voltage source and the bottom with the ground to test its I-V characteristic by Keithley 4200 parameter analyzer. When applying positive voltage, the conductance is becoming larger but volatile. However, when applying negative voltage, the conductance gradually decreases and can maintain until the next DC scan, indicating this device has a better characteristic of non-volatility in this case. At the beginning of this experiment, we applied positive voltage to the device to make it in low resistance state (LRS), in other words, the conductance is the largest. Then the both sides of memristive device are connected to I/O ports of pre-neuron and post-neuron respectively. The time delay T is defined as the relative timing difference in arrival of the two spikes generated by pre-synaptic and post-synaptic neurons. In fact, in our test system, the value of T depends on the conductance of synapse which has influence on the rate of current accumulating. As shown in Figure 5 (a), when sending a series of external trigger pulses to pre-synaptic neuron, the time delay T gradually increases from 40μs to 50μs, indicating that the proposed neuron circuit has ability to change the weight of synapse. Different from previous published neurons, this neuron can change weight of synapse with only one neuron triggered, which is important for implementation of the unsupervised SNNs.
Lateral Inhibition. In the following test, we manually trigger an inhibitory signal to the lateral inhibitory port of the post-neuron in order to test the function of lateral inhibition.
In Figure 5 (b), each external trigger pulse will trigger a spiking pulse in pre-neuron. When inhibitory signal is low level, the post-neuron can integrate the current from the pre-neuron to generate a pulse correspondingly. However, when inhibitory signal is shifted to high level, the post-neuron is inhibited to generate spiking signal, as presented in the red circle of Figure 5 (b), regardless of spiking pulse from the pre-neuron. Practically, in SNNs, the inhibitory signal is transmitted from other neurons so that the rule of WTA will be realized if this neuron circuit is applied.
Conclusion
In this paper, a CMOS-based neuron circuit is proposed for SNNs especially with unsupervised online learning. Based on the implementation with PCB, the proposed neuron circuit is tested in practical experiment with Ag/GeSe/TiN memristor. The results of this experiment demonstrate that the circuit can comprehensively realize functions demanded which can make SNNs learn and recognize online. Due to the variability of parameters, the neuron circuit can be adjusted to work with devices of various materials and will be applied to multi-layer neuromorphic computing architecture in the future.
